May 28, 2026

DNS Africa Resource Center

..sharing knowledge.

Mexico teachers thrive at ASU | ASU News – ASU News Now

Mastering advanced teaching methods and exploring the latest in technology-infused classroom practices is the intent of an international Arizona State University program that graduated 150 Mexican teachers here Tuesday.
Managed by ASU’s Global Launch office, the six-week Mexico Teacher Professional Development course exposed the English as a Foreign Language educators to different classroom technology tools, funding proposals for technology and lesson preparation for six skills: reading, writing, pronunciation, vocabulary, speaking and listening. Teachers from Mexico at the COMEXUS graduation Program participants pose with flags at the Summer 2016 COMEXUS graduation ceremony for 150 Mexican K-12 teachers on Tuesday, Aug. 23. The participants completed the six-week program, through Global Launch, helping the educators with skills in teaching English as a second language. Photo by Charlie Leight/ASU Now Download Full Image
This is the second cohort to arrive at ASU as part of the program that is a partnership with Mexico’s Ministry of Education and the U.S.–Mexico Commission for Educational and Cultural Exchange (COMEXUS), said Shane Dixon, international educator lead for Global Launch.  
“Like the first cohort, these participants came with the intent to share their own teaching expertise with each other,” said Dixon, referencing the initial group that graduated from the course in July 2015. “This group has been amazing and wonderful to work with.”
The program is designed not only for information sharing but also to provide useful tools to put into practice and yield benefits after the participants return to Mexico.
“We need a lot of things in our school, especially internet access,” said Loida Ortega, a high school teacher from the Mexican state of Oaxaca. “One of our major tasks and homework here was to create a project that we can implement in our schools to get our students access to the internet, so they can learn by taking advantage of free online courses.”
Having the project proposal is instrumental to gaining needed support and financial backing from the appropriate authorities in Mexico, said Ortega. Additionally, each participant is also going home with a technology-based proposal to implement an English-teaching program in his or her school.
“This course was a little difficult, but I agree that we need to promote this Arizona State University program,” said Ortega. “I think the program and the connections ASU has with Mexico are very good and we reap the benefits.”

COMEXUS graduation

Claudia Franco Hijuelos, Mexico consul general for Phoenix, speaks at the Summer 2016 COMEXUS graduation ceremony Tuesday. Photo by Charlie Leight/ASU Now

Claudia Franco Hijuelos, Mexico consul general for Phoenix, speaks at the Summer 2016 COMEXUS graduation ceremony Tuesday. Photo by Charlie Leight/ASU Now
The graduation featured guest speakers Claudia Franco Hijuelos, Mexico consul general for Phoenix; and Hazel Blackmore, COMEXUS executive director. They both praised the students and the program.
“I know firsthand the positive effects of academic exchanges,” said Franco Hijuelos, a former Fulbright-Garcia Robles Scholarship recipient. “This conviction is the basis for the continuing collaboration between the federal government of the U.S. and Mexico to further education, to further research, to further joint skills training, as in your case, and to further innovation.”
Blackmore recognized ASU’s background as an “original teachers college” and lauded the university for its continued commitment to professionalization programs for teachers. She also gave guidance to the 150 teachers selected from a pool of 1,500 applicants and asked them to make a difference.
“You have now a responsibility,” said Blackmore. “You are better as teachers and as persons. You have to make your community, your family, your schools and your students proud of you.”
Save
Assistant Director, Media Relations and Strategic Communications

Accidentally purchasing a counterfeit product usually results in an inferior product and mild annoyance for the average consumer, but if the military receives a counterfeit computer chip it can mean major security and reliability issues with failures at critical moments. “U.S. defense security is very worried about cyberattacks,” said Hugh Barnaby, associate professor in electrical engineering…
Accidentally purchasing a counterfeit product usually results in an inferior product and mild annoyance for the average consumer, but if the military receives a counterfeit computer chip it can mean major security and reliability issues with failures at critical moments.
“U.S. defense security is very worried about cyberattacks,” said Hugh Barnaby, associate professor in electrical engineering. “They’re worried about what we think of as ‘Trojan horses,’” which, in this case, are counterfeit integrated circuit chips masquerading as the real deal. Associate Professor Hugh Barnaby looks to make electronics more secure through new reliability modeling and cybersecurity technologies. Photographer: Jessica Hochreiter/ASU Associate professor Hugh Barnaby looks to make electronics more secure through new reliability modeling and cybersecurity technologies. Photographer: Jessica Hochreiter/ASU Download Full Image
While most highly publicized hacks are based in software, it’s also possible to hack hardware. When a company like Intel or IBM manufactures its chips in another country, there’s a significant concern of tampering or the production of substandard chips that can result in dire consequences.
“Say you have an IC chip that’s designed to enable access from an external actor,” Barnaby says, “They can access and steal intellectual property, spy, or have a system break down while performing a task. Anyone from the U.S. Air Force to Intel to a political party is susceptible.”
One way for malicious actors to compromise hardware is to exploit reliability threats, Barnaby says, so in order to ensure electronics are secure enough to withstand hardware attacks is to make them more reliable. Barnaby is working on multiple projects to make electronics more resilient in this regard.

Ensuring electronic reliability with DARPA

The Defense Advanced Research Projects Agency is funding a project focused on developing techniques for modeling reliability in high-end integrated circuit electronics. Reliability involves making something last longer until it starts to break down or, at the very least, understanding when it’ll break down to limit unpredictable failures.
Barnaby and his hostile environment electronics research team of four graduate students are part of a one-year, $700,000 DARPA-funded Integrity and Reliability of Integrated Circuits program in partnership with the University of Southern California to develop models that help designers account for reliability effects.
Counterfeit chips are often not nearly as reliable as the ones that come from original manufacturers. Inserting less reliable components into electrical systems — whether it be an unintentional outcome of manufacturing or done intentionally as a malicious attack — can pose severe threats to hardware infrastructure.
Traditionally, understanding electronics reliability has come from “post mortem” analysis where an “autopsy” is performed on a device, which destroys the actual hardware, is time consuming and expensive. DARPA is looking to test reliability in a less destructive way.
“They want us to develop modeling techniques that enable us to do this autopsy virtually, without destroying it,” Barnaby said. “Cost and speed are better when doing it in software.”
DARPA wants researchers to use the current understanding of IC aging mechanisms to develop new diagnostic testing techniques. Such diagnostics may help industrial and defense systems analysts more quickly identify and respond to the reliability threat posed by counterfeit systems.
Barnaby’s approach is to go right to the source.
“The way you make an IC is you use computers to help design it,” Barnaby said. “It helps to have features that are put in at the design phase that help you model the reliability.”

A transition from radiation to reliability

Modeling reliability issues is a logical next step beyond Barnaby’s traditional focus on issues related to radiation, which can also cause electronics to operate poorly or fail. In this area, Barnaby’s research has contributed to a recent $100,000 NASA program to understand and model radiation effects for satellites and other space vehicle electronics.
“The effects are similar between radiation and breaking down [due to reliability issues],” Barnaby said. “The fundamental mechanisms are very similar so I can use my understanding of the effects of radiation to model the effects of what we call operational stress.”

A patented approach to modeling electronic failures

Barnaby’s recent work builds on experience in developing a patent through Arizona Technology Enterprises that models the impact or damage to the materials of an integrated circuit as a result of operational stress. The designer using this modeling technique can see operational stress effects in real time.
The patented method models the very tiny deep submicron transistors in complementary metal oxide semiconductors — CMOS circuits, the standard technology platform used in most integrated electronics today.
Defects build up in the circuit material at the deep submicron level as the circuit ages by a number of mechanisms, particularly the negative bias temperature instability and hot carrier injection causes of defects. As these defects build up they change the operation of the IC, causing reliability issues and, ultimately, failures.
Barnaby’s success with his modeling patent was helped by ASU’s relationship with software company Silvaco, which provides its software tools to universities through its Silvaco University Program.
“This industry collaboration gives us access to tools that let us do pretty advanced work for DARPA in reliability,” Barnaby said.
The company’s tools, such as its TCAD device simulation tool, are built with modeling in mind, in addition to product design.
“It enables me to model device physics as well as integrated circuits in a very flexible way,” Barnaby said.

Using Silvaco’s TCAD device simulation tool, Barnaby’s team can study advanced electronic devices, such as this FINFET, and model different mechanisms of reliability.

Kozicki (center) and Barnaby are researching new physical cybersecurity methods as part of a tri-university research project.
Barnaby is also working on electronic security beyond modeling with electrical engineering Professor Michael Kozicki, whom he’s previously worked with on radiation effects on space and medical electronics. Through the Exploiting Nanomaterials for End-to-End Cybersecurity Solutions project — a collaboration between ASU, Northern Arizona University and the University of Arizona that is funded through the Arizona Board of Regents Innovation Fund — they’re finding new ways to authenticate hardware for cybersecurity purposes.
They’re exploring a connection between Kozicki’s research in conductive bridging RAM memory technology and Programmable Metallization Cell technology, in which he holds several dozen key patents, to create “fingerprints” on electronics that will make them more secure.
“The flexibility of the technology allows us not only to address issues with space electronics, but also cybersecurity,” Barnaby said. “It’s a nice niche that complements our existing efforts with DARPA and NASA.”
Through Kozicki’s memory technology, they found two ways to derive uniquely identifying “fingerprints” on a chip, one via the electronic elements and another via the physical components.
The first exploits the inherent variability of the current flowing through switching devices. In the design process this variation at the nanoscale level is normally ignored, but Kozicki looks to the random nature of current variation to generate unique random codes to encrypt information.
The second uses dendrites, the metallic growths in a dielectric — a key material in CMOS — as a result of metal ion migration from the interconnections within the IC. Each dendrite is a unique and complex fractal pattern, which looks like a two-dimensional tree, and can be used as an identification mark for a specific chip.
“We specialize in using things that are normally avoided by the industry and use them to good effect,” said Kozicki, the principal investigator on the project.
They aim to leverage their expertise in electronic materials and devices combined with NAU’s cybersecurity strengths and UA’s optical processing strengths to develop new cybersecurity methods to prevent theft and corruption of information and keep counterfeit parts out of critical applications such as aircraft, cars and medical devices.
Lead communications specialist, Ira A. Fulton Schools of Engineering
480-727-1958
Contact us

source

About The Author